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 Abstract - Methods of extraction of interface trap level density 
in graphene field-effect devices from the capacitance-voltage 
measurements are described and discussed. Interrelation with the 
graphene Fermi velocity extraction is shown. Similarities and 
differences in interface trap extraction procedure in graphene and 
silicon field-effect structures are briefly discussed.  
I. INTRODUCTION 
A role of fast interface traps in operation of graphene 
gated field-effect devices, which can vary in a wide range 
of values depending on purity and quality of the interface, 
needs to be understood [1]. This leads to importance of 
experimental determination of the interface trap energy 
spectra based particularly on capacitance measurements. 
The objective of this report is to develop extraction 
methods of the interface trap parameters as adapted to 
graphene devices based on experimental capacitance data. 
II. NEAR-INTERFACIAL OXIDE TRAPS  
Near-interfacial traps (defects) are located exactly at the 
interface or in the oxide typically within 1-3 nm from the 
interface. These defects can have generally different charge 
states and capable to be recharged by exchanging carriers 
(electrons and holes) with the device channels. Due to the 
exchange possibility the near-interfacial traps sense the 
Fermi level position in graphene (see Fig.1).  
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Fig. 1. Reversible carrier exchange between graphene and 
interfacial defects 
 
Each gate voltage corresponds to the respective position of 
the Fermi level at the interface with own “equilibrium” 
defect level filling and quasi-equilibrium defect charge 
density Qt(εF). The traps rapidly exchanging the carriers 
with the graphene are often referred as to the interface traps 
(Nit) [2, 3]. Interface trap capacitance per unit area Cit and 
interface trap level density ( )itD ε is defined in a following 
way 
( ) ( )( ) ( )2it F t F it F
F
dC Q e D
d
ε ε εε≡ − = .  (1) 
III. GENERAL BACKGROUND FOR CAPACITANCE 
METHODS  
Influence of interface traps on C-V curves in field-
effect devices is two-fold. Firstly, the total gate capacitance 
at a given Fermi energy in graphene increases with the 
interface trap capacitance. Secondly, the gate voltage 
dependence on the Fermi energy VG(εF) varies with change 
of Cit that leads to the stretchout of the C-V curves along 
the gate voltage axis. Thereby all information about the 
energy level distribution of the interface trap density 
contains in the VG(εF).  
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Fig. 2. Energy band diagram of  graphene gated structure. 
Assuming non-uniform interface trap spectrum Dit(ε) 
with energy reckoning from the charge neutrality point the 
basic relationship for graphene electrostatics can be 
represented in a form [4] 
( ) ( ) 22
0
F
S
G NP it F
ox ox
e nee V V D d
C C
ε
ε ε ε− = + +∫ ,  (1) 
where VNP is the charge neutrality point bias, 
0 /ox ox oxC dε ε=  is the gate specific capacitance, CQ is the 
quantum capacitance, v0 is the graphene Fermi velocity. 
Taking derivative of the Eq. 1 with respect to the Fermi 
energy we have 
( ) ( )
1 Q F it FG
F ox
C CdVe
d C
ε ε
ε
+= + .    (2) 
This yields immediately the differential interface trap 
density as function of Fermi energy  
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Capacitance-voltage measurements provide information 
about the Fermi energy as function of the gate voltage. 
Specifically, the gate capacitance at a given frequency is 
defined as 
1
1 1G
G
G ox Q it
NC e
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,    (4) 
and correspondingly one gets  
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(5) 
Notice that CG decreases with the gate small-signal 
frequency increase since the Cit logarithmically diminishes 
with the a.c. frequency increase due to carrier exchange 
rate suppression. At the same time the large-signal 
sweeping of the gate voltage is typically relatively slow 
and corresponds to maximum low-frequency Cit and 
( )G FV ε  at low-frequency ( )LFGC . Combining Eq.2 and 4 
one gets  
1
LF
GF
G ox
Cd
edV C
ε = −       (6) 
Using Eq.6 the Fermi energy at any applied gate voltage 
could be determined from integration of low-frequency C-
V curves (Berglund low-frequency method [2,3]) 
( )
( ) ( )/ /1G
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LFV
G G
F G G
oxV
C V
V e dV
C
ε ⎛ ⎞⎜ ⎟= −⎜ ⎟⎝ ⎠∫     (7) 
where the integration constant is chosen to be zero since 
the charge neutrality point at the capacitance minimum 
voltage  VNP corresponds to zero Fermi energy.  
 
 
Fig. 3. Shadowed area corresponds to the Fermi energy as 
function of VG. of the gate capacitance CG(VG).(C-V data are taken 
from Ref. [5](dox = 10 nm, εox = 5.3(Al2O3)) 
This method is illustrated in Fig.3 where as example the C-
V data from Ref. [5] are used. 
 
 
IV. NUMERICAL EXAMPLE 
Numerical analysis of the experimental C-V curve 
(taken from [5]) with the Eq.7 enables obtaining of 
dependencies ( )G FV ε  and /G FdV dε  (see Fig.4) 
containing theoretically all information about interface trap 
spectrum. 
 
 
Fig.4. Dependencies VG(εF) (in Volts) and dVG/dεF 
(dimensionless) extracted numerically from the C-V data [5] 
depicted in Fig.2. 
Fig.5 shows comparison of the theoretically calculated 
dependence of quantum capacitance CQ(εF) and 
experimentally extracted sum of the quantum and the 
interface trap capacitances 
( )
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  (8) 
 
 
 
Fig.5. Quantum capacitance theoretical dependences CQ(εF) 
calculated with v0 = 1.3×108 cm/s (1, green line), v0 =1.0×108 
cm/s (2, dashed line) and the experimental curve 
CG(dVG/dεF) = CQ + Cit obtained with Eq.7 (3,[6], and 4 [5], red 
lines ). 
 
As has been shown in [7] the separation results for CQ 
and Cit are strongly dependent on a priori value of v0. As 
can be seen in Fig.4 a model-independently extracted curve 
CG(dVG/dεF) imposes limitation on numerical value of v0. 
In particular the quantum capacitance calculated as  
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   (9) 
with v0=1.0 ×108 cm/s in an unphysical way exceeds (CQ + 
Cit)exp extracted from the experiments [5,6]. A value 
v0=1.3 × 108 cm/s obtained in Ref. [7] seems to be more 
appropriate for self-consistent description of the 
experimental C-V data. Unfortunately as well as for the Si-
MOSFET case the methods of absolute differential spectra 
extraction are very sensitive to experimental errors and 
uncertainties in the parameters used, particularly, the 
graphene Fermi velocity v0. For these reason the extraction 
of difference ( )itD ε∆ , for example, before and after 
electric or irradiation stress could give more reliable 
results. 
 
V. COMPARING SI-MOSFET AND GFET CASES 
 
We will compare in this section electrostatics of the 
silicon MOS and graphene FETs to reveal their main 
similarities and differences. The basic electrostatic relation 
is often written as 
( ) ( )
( )
( )( )22
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S A D S
G FB it S
ox oxV
e n N xee V V D d e
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µ
µ
ϕε ε ϕ +− = + +∫
,(10) 
where xD is the depletion layer width. Using the flatband 
voltage and the gate-substrate contact potential definitions 
[3] one can obtain 
( ) ( ) ( )2 tG gate Si S A d
ox ox
QeeV e W n N x
C C
ζχ ζ= − + + + −  (11) 
where gateW  and Siχ  are the gate workfunction and the 
silicon electron affinity, / 2G F SE e eµ ϕ ϕ ζ= + = −  is 
independent on perpendicular coordinate the 
electrochemical potential in the Si substrate (see Fig.6), 
/ 2S G Fe E eζ ϕ ϕ= − −  is the chemical potential at the 
interface which is negative for non-degenerate channel. 
 
Fig. 6. Energy band diagram of Si-MOSFET 
( ( )/ ln /F B D ik T e N nϕ = , ni is the intrinsic concentration in the 
Si). 
As in the case of graphene, we can equally use concepts 
of either electric or chemical potential for description of 
channel charge density since due to zero current along the x 
axes they are the same up to a constant Sδϕ δζ=  at the 
same position. This means that the electrostatics of silicon 
and graphene can be considered in some extent in a unified 
manner. 
The results for graphene could be reproduced from 
Eq.11 formally setting for zero-gap material / 2G FE ϕ+ = 0 
and  NA xd= 0. Using Eq.11 we have 
1G inv D it
ox
dV C C C
e
d Cζ
+ += +      (12) 
where CD is depletion layer capacitance, 2 /inv SC e dn dζ=  
is the inversion layer capacitance which is a full analogue 
of the quantum capacitance and for non-degenerate channel 
may be estimated as [8]  
2
1
2
S A D
inv
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kT n N x
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 .   (13) 
Due to exponential dependence of nS on potential in the 
depletion and weak inversion regions the Cinv plays rather 
minor role in the silicon FETs since it is very low in 
subthreshold operation mode (CinvاCD, Cit) and extremely 
high in above threshold strong inversion regime (Cinv 
بCox). In the former case the quantum capacitance in 
MOSFETs is masked by the parasitic interface trap and 
depletion layer capacitances connected in parallel in the 
equivalent electric circuit, and in the latter case it is 
insignificant due to the series connection with the gate 
insulator having typically lesser capacitances for high 
carrier densities in inversion layers. In fact the inversion 
layer capacitance in MOSFETs is only important in the 
very narrow region of weak inversion where it is 
comparable with the oxide and depletion layer 
capacitances.Therefore, from the electrostatic point of view 
the difference between Si-MOSFETs and GFETs is that the 
full silicon substrate capacitance CSൌ Cinv + CD should be 
replaced by the graphene quantum capacitance CQ.  
The depletion layer is absent in GFETs and the 
interface traps capacitance is the only in parallel connection 
with the quantum capacitance in the equivalent electric 
circuit (see Fig.7). 
 
(a)        (b)      
Fig. 7.  Equivalent circuit of gated graphene (a) and Si-MOSFET 
(b). 
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 That is why the interface trap extraction methods for 
graphene and silicon FETs are rather similar up to a 
substitution CQ → CD. Both methods may be sensitive to 
parameters of CD (concentration and profile of dopants) in 
the silicon or CQ (the Fermi velocity v0) in graphene, which 
possess some uncertainties. 
Considerable difference between Eq.1 and Eq.11 is that 
in contrast to the silicon substrate the carriers in graphene 
almost always are degenerate excepting the vicinity of 
charge neutrality point. As an advantage of graphene case 
may be considered the presence of the distinct and 
distinguishable reference point with the zero Fermi energy 
simplifying extraction procedure. 
 
VI. INTERFACE TRAP SPECTRUM AND 
TRANSCONDUCTANCE 
 
The channel capacitance can be defined (see Ref.[4]) as 
follows 
1
QS
CH
Q itG
ox
CnC e C CV
C
∂= = +∂ +
.     (14) 
The gate and the channel capacitances are interrelated in 
field-effect structures through the relation 
1G it
CH Q
C C
C C
= +       (15) 
and can be considered to be coincided only for zero 
interface trap density when Cit =0. The general Eq.14 for 
the channel capacitance has a following property 
( ) ( )
1
CH it
CH it it
it
Q ox it
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C C C C
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    (16) 
On the other hand, the channel capacitance immediately 
determines small-signal transconductance. Actually, 
assuming carrier mobility µ0 in GFET to be gate voltage 
independent the small-signal transconductance in the linear 
mode reads 
0
D
D
m CH D
G V
I Wg C V
V L
µ⎛ ⎞∂≡ =⎜ ⎟∂⎝ ⎠
.    (17) 
Hence, any alteration of the low-frequency interface trap 
capacitance it it itC C C→ + ∆  leads to a renormalization of 
the transconductance (or, the same, for field-effect mobility 
0 /FE CH oxC Cµ µ= ) 
( ) ( )
1
m it
m it it
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Q ox it
g C
g C C C
C C C
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.   (18) 
As the interface trap capacitance increases due to, for 
example, ionizing irradiation or electric stress, the gate 
capacitance (Eq.4) increases but the transconductance and 
the channel capacitance (Eq.14) decreases. Interface trap 
buildup always degrades the transconductance in all types 
of field-effect devices. Generally the channel capacitance is 
a more appropriate concept for I-V characteristic 
description whereas the gate capacitance is a directly 
measured quantity in the C-V measurements. Both 
approaches are equivalent and should yield the same results 
at least at small drain biases. The channel conductance 
immediately affects also the logarithmic swing (in V per 
current decade) which characterizes the ON OFFI I  ratio and 
equals numerically to the gate voltage alteration needed for 
current change by an order  
( ) 1 110log ln10 ln10D S S
G S G CH
d I dn enS
dV n dV C
− −⎛ ⎞ ⎛ ⎞≡ = =⎜ ⎟ ⎜ ⎟⎝ ⎠⎝ ⎠
. (19) 
Using Eq.14 this formula can be written down in a form 
more familiar from silicon MOSFET theory 
ln10 1 ln10 1it Q it QS D
Q ox ox
C C C Ce nS
C C e C
ε⎛ ⎞ + +⎛ ⎞ ⎛ ⎞⎛ ⎞= + = +⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟⎜ ⎟ ⎝ ⎠⎝ ⎠ ⎝ ⎠⎝ ⎠
 
(20) 
For subthreshold region of the Si-MOSFETs with non-
degenerate channels we have D Bk Tε =  and QC  should 
replaced by CD. Graphene FETs do not have subthreshold 
region; the diffusion energy 2 / / 2D S Q Fe n Cε ε= ≅  and 
unlike the silicon FET case the logarithmic swing in 
GFETs is a function of the gate voltage. Eq.20 shows that 
interface traps enhance logarithmic swing S and make 
worse the ON OFFI I  ratio and modulation of channel 
conductance. 
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